Saturday, August 18, 2012

System Verilog Engineer jobs in Bangalore

Job Description:-

Role: Verification Engineer
Years of Experience: 3 to 10 Years
Qualification: BE/ME/BTECH/MTECH
Job Location: Bangalore

Job Description :-

Candidate will be part of Verification team involved in multi million gate SoC verification.
Person will be responsible for Feature Extraction from Specification, Test Plan Development, Verification Environment Development, Test Case Development and Verification of SoC using latest verification language and methodology.
2 + Years of Experience on SV.
-Experience of  2 Year in System Verilog Experience. VMM, OVM or UVM knowledge is plus

Interested Professionals can Kindly send me your updated profile to saku@roljobs.com

No comments:

Post a Comment